Créer des alertes par e-mail

ⓘ Une erreur inattendue s'est produite lors du traitement de votre demande.

Veuillez rafraîchir la page et réessayer.

Si le problème persiste, veuillez nous contacter avec votre problème.

L'adresse e-mail est déjà enregistrée

Vous pouvez toujours gérer vos préférences et mettre à jour vos intérêts pour vous assurer de recevoir les opportunités les plus pertinentes.

Souhaitez-vous [visiter vos paramètres d'alerte] maintenant ?

Succès ! Vous êtes maintenant inscrit aux alertes emploi.

Préparez-vous à découvrir votre prochaine grande opportunité.

Emplois similaires

  • RHESO.TECH

    Senior DFT engineer (W/M)

    Paris

    • Se termine bientôt

    Senior DFT Engineer (W/M) * Contract Type: Full-time (CDI) * Location: Paris * Ref: 1458 * Contact: ****************** Recruiting Company: French fabless semiconductor manufacturer specialized in the design and marketing of highly integrated, mixed-signal semiconductor products for markets demanding wideband and low power analog-to-digital, digit

    Source de l'emploi : RHESO.TECH
  • RHESO.TECH

    Senior physical design engineer (W/M)

    Paris

    Senior Physical Design Engineer (W/M) * Contract Type: Full-time (CDI) * Location: Paris * Ref: 1283 * Contact: ****************** Recruiting Company: French fabless semiconductor manufacturer specialized in the design and marketing of highly integrated, mixed-signal semiconductor products for markets demanding wideband and low power analog-to-di

    Source de l'emploi : RHESO.TECH
  • SCALINX

    Senior Physical Design Engineer (W/M)

    , France

    Job function SCALINX’s design team is seeking a dynamic and highly motivated Physical design engineer who will participate to the design of a state-of-the-art CMOS Transceiver ASIC for the Communications market. The candidate will execute the backend process through the entire RTL-to-GDSII flow including hierarchical floor planning, place & route,

    Source de l'emploi : SCALINX
  • Air Liquide

    Senior CO2 Process Engineer (W/M)

    , France

    • Se termine bientôt

    Senior CO2 Process Engineer (W/M) page is loaded Senior CO2 Process Engineer (W/M) Apply remote type Hybrid locations Milano HO - Management - ALIP Bagneux Symbiose - Management - ALFI LI Spain, MADRID time type Full time posted on Posted 6 Days Ago job requisition id R10037727 Present in Italy since

    Source de l'emploi : Air Liquide
  • Yokogawa Electric Corporation

    Senior Engineer

    , France

    • Se termine bientôt

    Yokogawa, award winner for ‘Best Asset Monitoring Technology’ and ‘Best Digital Twin Technology’ at the HP Awards, is a leading provider of industrial automation, test and measurement, information systems and industrial services in several industries. Our aim is to shape a better future for our planet through supporting the energy transition, (bio)

    Source de l'emploi : Yokogawa Electric Corporation
  • OVRSEA

    Senior Software Engineer

    Paris, Île-de-France, France

    OVRSEA is a next-generation multimodal freight forwarder committed to simplifying & optimizing international freight management through technology. OVRSEA provides its clients with industry expertise and high end-to-end visibility to meet their needs on sea, air, road and rail over all transport stages, from loading to customs declarations. Founded

    Source de l'emploi : OVRSEA
  • IC Resources

    Senior C+ Software Engineer

    Paris, Île-de-France, France

    Rights to work in France without sponsorship are essential for this vacancy. An exciting opportunity for a Senior C++ Software Engineer has arisen with a leading fintech company, based in Paris. This is a great opportunity for a Senior C++ Software Engineer to join a talented and growing team made up of hardware engineers and software engineers, fo

    Source de l'emploi : IC Resources
  • Alice & Bob

    Senior Software Engineer

    Paris, Île-de-France, France

    Alice & Bob are a deep tech company going through an R&D stage to build the first fault-tolerant Quantum Computer. We secured 30 million USD in funding to further develop our unique technology. We are a young team with some of the brightest scientific minds joining us straight from completing their PhD or university. Of course, we are serious about

    Source de l'emploi : Alice & Bob

Senior DFT engineer (W/M)

Paris

Senior DFT Engineer (W/M)

* Contract Type: Full-time (CDI)

* Location: Paris

* Ref: 1286

* Contact: ******************

Recruiting Company:

French fabless semiconductor manufacturer specialized in the design and marketing of highly integrated, mixed-signal semiconductor products for markets demanding wideband and low power analog-to-digital, digital-to-analog conversion.

Role:

The Design Team is looking for a dynamic and highly motivated senior DFT engineer who will participate to the design of a state-of-the-art CMOS Transceiver ASIC for the Communications market.

The candidate will drive and execute the definition and implementation of DFT in the chip.

in closed relationship with the physical implementation as well industrialization teams.

Responsibilities:

* Lead DFT architecture and DFT implementation for a complex SOC in advanced sub-20nm CMOS process.

* Develop and execute DFT flow, including HW DFT insertion, test vector generation, validation.

* Analyze digital DFT metrics and solutions considering DFT requirements: test time, yield, default rate.

* Advise digital design engineers on creating testable functional modules.

* Integrate DFT seamlessly with RTL design and physical implementation teams without SOC performance impact.

* Define optimum DFT solutions with the industrialization team, provide ATPG test vectors for production testing.

* Teamwork to design a state-of-the-art SOC, write documentation under QA policy, participate in design reviews.

Requirements:

* You hold an MSc or PhD in Electrical Engineering or equivalent, with over 10 years hands-on DFT implementation experience in complex digital and/or SOC circuits and solid knowledge in RTL design.

* You command scripting languages like TCL, Perl, Python (as well as ATPG, BIST, ECC, Redundancy).

* You have hands-on experience with ASIC test methods and on silicium physical and electrical defects.

* You strongly understanding memory tests, logic tests (boundary scan, ATPG), JTAG (IEEE1149.1, IEEE1149.3) .

* Your plus: experience with Cadence DFT design flow, large designs with advanced sub-22nm CMOS technologies.

* You demonstrate analytical and problem-solving skills, are a team player with a critical attitude and sense of initiative, communicate fluently in oral and written English.

Education:

BAC+5, Master's Degree

RHESO.TECH, a specialized recruitment agency

https://www.rheso.tech/

Key words: DFT, Design, SOC, CMOS, ASIC, RTL, Cadence, Transceiver, Chip

Postuler

Créer des alertes par e-mail

Créer des alertes par e-mail

Senior DFT engineer (W/M) emplois en Paris

ⓘ Une erreur inattendue s'est produite lors du traitement de votre demande.

Veuillez rafraîchir la page et réessayer.

Si le problème persiste, veuillez nous contacter avec votre problème.

L'adresse e-mail est déjà enregistrée

Vous pouvez toujours gérer vos préférences et mettre à jour vos intérêts pour vous assurer de recevoir les opportunités les plus pertinentes.

Souhaitez-vous [visiter vos paramètres d'alerte] maintenant ?

Succès ! Vous êtes maintenant inscrit aux alertes emploi.

Préparez-vous à découvrir votre prochaine grande opportunité.